RTL Modeling with SystemVerilog for Simulation and Synthesis :Using SystemVerilog for ASIC and FPGA Design
RTL Modeling with SystemVerilog for Simulation and Synthesis :Using SystemVerilog for ASIC and FPGA Design
paperback
Published:
10 June, 2017
paperback
Published:
10 June, 2017
Standard worldwide delivery by
Mon, July 6 - Thu, July 9
Order within
0
More Details
| Type | Book |
|---|---|
| ISBN13 | 9781546776345 |
| ISBN10 | 1546776346 |
| Number Of Pages | 488 |
| Item Weight | 644 g |
| Product Dimensions | 152 x 229 x 25 mm |
| Publisher / Reseller | Createspace Independent Publishing Platform |
| Format | paperback |
See More +