SystemVerilog for Design Second Edition :A Guide to Using SystemVerilog for Hardware Design and Modeling

3.87 ( 15 Ratings by Goodreads)
SystemVerilog for Design Second Edition

SystemVerilog for Design Second Edition :A Guide to Using SystemVerilog for Hardware Design and Modeling

(Author) (Author) (Author) (Author)
3.87 (15 Ratings by Goodreads)
paperback
Published: 29 October, 2010
Standard worldwide delivery by Mon, June 22 - Wed, July 1
Order within 0
Condition: NEW
$138.92
RRP $182.64
You save $43.73 (24%)
Price includes shipping
Available 20+ in stock
- +
Add to basket Wishlist This
FREE Returns within 30 days
More Details

Popular Books by Stuart Sutherland

View All Books by Stuart Sutherland
Irrationality
Irrationality
Stuart Sutherland
$7.64 $13.42
Used
Add to basket
RTL Modeling with SystemVerilog for Simulation and Synthesis
RTL Modeling with SystemVerilog for Simulation and Synthesis
Stuart Sutherland
$117.97
New
Add to basket
Irrationality
Irrationality
Stuart Sutherland
$6.92 $12.07
Used
Add to basket
Verilog and SystemVerilog Gotchas
Verilog and SystemVerilog Gotchas
Stuart Sutherland
$114.99 $141.68
New
Add to basket
The Verilog PLI Handbook
The Verilog PLI Handbook
Stuart Sutherland
$74.87
New
Add to basket
Breakdown: A Personal Crisis and a Medical Dilemma
Breakdown: A Personal Crisis and a Medical Dilemma
Stuart Sutherland
$7.37
Used
Add to basket
The Verilog PLI Handbook
The Verilog PLI Handbook
Stuart Sutherland
$248.87
New
Add to basket
The Verilog PLI Handbook
The Verilog PLI Handbook
Stuart Sutherland
$221.81 $241.72
New
Add to basket
The Macmillan Dictionary of Psychology
The Macmillan Dictionary of Psychology
Stuart Sutherland
$14.05 $57.73
Used
Add to basket
Verilog — 2001
Verilog — 2001
Stuart Sutherland
$128.35
New
Add to basket

Description

SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs.

The first edition of this book addressed the first aspect of the SystemVerilog extensions to Verilog. Important modeling features were presented, such as two-state data types, enumerated types, user-degined types, structures, unions, and interfaces. Emphasis was placed on the proper usage of these enhancements for simulation and synthesis.

SystemVerilog for Design, Second Edition has been extensively revised on a chapter by chapter basis to include the many text and example updates needed to reflect changes that were made between the first edition of this book was written and the finalization of the new standard. It is important that the book reflect these syntax and semantic changes to the SystemVerilog language.

In addition, the second edition features a new chapter that explanis the SystemVerilog "packages", a new appendix that summarizes the synthesis guidelines presented throughout the book, and all of the code examples have been updated to the final syntax and rerun using the latest version of the Synopsys, Mentor, and Cadance tools.

See more

More Details

Type Book
ISBN13 9781441941251
ISBN10 1441941258
Number Of Pages 418
Item Weight 1000 g
Publisher / Reseller Springer-Verlag New York Inc.
Format paperback
Edition Second Edition 2006
See More +

GoodReads Reviews