Low Power Interconnect Design

Low Power Interconnect Design

Low Power Interconnect Design

(Author)
hardback
Published: 15 June, 2015
Standard worldwide delivery by Tue, July 21 - Fri, July 24
Order within 0
Condition: NEW
$126.23
Price includes shipping
Available 20 in stock
- +
Add to basket Wishlist This
FREE Returns within 30 days
More Details

Popular Books by Sandeep Saini

View All Books by Sandeep Saini
Arduino Solutions Handbook
Arduino Solutions Handbook
Sandeep Saini
$36.88
New
Add to basket
VLSI and Hardware Implementations using Modern Machine Learning Methods
VLSI and Hardware Implementations using Modern Machine Learning Methods
Sandeep Saini
$155.76 $171.40
New
Add to basket
VLSI and Hardware Implementations using Modern Machine Learning Methods
VLSI and Hardware Implementations using Modern Machine Learning Methods
Sandeep Saini
$57.60 $59.32
New
Add to basket

Description

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses.  It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system.  Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.
See more

More Details

Type Book
ISBN13 9781461413226
ISBN10 1461413222
Number Of Pages 152
Item Weight 1000 g
Publisher / Reseller Springer-Verlag New York Inc.
Format hardback
Edition 2012
See More +